«

»

Sep 07

Free resource – SystemVerilog interfaces, step-by-step guide

Making your first step into UVM? You absolutely need to create a SystemVerilog interface so that your UVM testbench can talk to your DUT. Want to learn how to do it step-by-step? Learn from this 1 hour webinar archive delivered by Srinivasan Venkataramanan, Chief Technology Officer @CVC along with Aldec (www.aldec.com).

[wpdm_file id=14]

 

What will you learn in this video?:

 

SV_intf

Agenda:

  • Introduction
  • Deficiencies of Traditional Variables
  • Simple Interfaces
  • Modports
  • Assertions inside interfaces
  • Capturing compliance metrics within interfaces
  • Virtual Interfaces
  • Typical Applications of Interfaces
  • Are Interfaces Synthesizable?
  • Conclusion and Q&A

 

Here is the download link again, hope you enjoy and find it useful!
[wpdm_file id=14 title=”true” ]

 

 

 

2 pings

  1. CVC releases free resource – SystemVerilog interfaces, step-by-step guide » GO 2 UVM – for VLSI Designers | News from the world of Electronics Design Verification

    […] via Free resource – SystemVerilog interfaces, step-by-step guide » GO 2 UVM – for VLSI Designer…. […]

  2. CVC releases free resource – SystemVerilog interfaces, step-by-step guide » GO 2 UVM – for VLSI Designers | Verifnews

    […] via Free resource – SystemVerilog interfaces, step-by-step guide » GO 2 UVM – for VLSI Designers. […]

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <s> <strike> <strong>